Zur Hauptnavigation / To main navigation

Zur Sekundärnavigation / To secondary navigation

Zum Inhalt dieser Seite / To the content of this page

Sekundärnavigation / Secondary navigation

Inhaltsbereich / Content

DRAMSpec

A High-Level DRAM Timing, Power and Area Exploration Tool

TU Kaiserslautern
DRAMSpec - DRAM Current and Timing Generator is an open Source Tool which generates the Datasheet values of DRAM chips. This tool can be used to Explore new DRAM Architectures and to model existing DRAM chips.

Presentation: 20. July. 2015:

A High-Level DRAM Timing, Power and Area Exploration Tool
O. Naji, A. Hansson, C. Weis, M. Jung, N. Wehn. IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), July, 2015, Samos Island, Greece.
Link

Get it on Github