SCLS066A - MARCH 1982 - REVISED JANUARY 1996


- Inputs Are TTL-Voltage Compatible
- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporate Two Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

### description


The 'HCT139 are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay time of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The 'HCT139 comprise two individual 2-line to 4-line decoders in a single package. The active-low enable  $(\overline{G})$  input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

SN54HCT139...J OR W PACKAGE SN74HCT139...D, DB, N, OR PW PACKAGE (TOP VIEW)



SN54HCT139 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54HCT139 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT139 is characterized for operation from –40°C to 85°C.

#### **FUNCTION TABLE**


	INPUTS		OUTPUTS							
_	SEL	ECT		0017013						
G	В	Α	Y0	Y1	Y2	Y3				
Н	Χ	Χ	Н	Н	Н	Н				
L	L	L	L	Н	Н	Н				
L	L	Н	н	L	Н	Н				
L	Н	L	Н	Н	L	Н				
L	Н	Н	Н	Н	Н	L				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## logic symbols (alternatives)†



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

# logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, PW, and W packages.

SCLS066A - MARCH 1982 - REVISED JANUARY 1996

# absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input clamp current, $I_{ K }(V_{ C } < 0 \text{ or } V_{ C })$ (see Note 1)		±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1)		±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2):	D package .	1.3 W
•	DB package	0.55 W
	N package .	1.1 W
	PW package	0.5 W
Storage temperature range, T <sub>stq</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			SN54HCT139			SN74HCT139			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2	1	15	2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	0	9/2	0.8	0		0.8	V
٧ <sub>I</sub>	Input voltage		0	7	VCC	0		VCC	V
٧o	Output voltage		0	2	VCC	0		VCC	V
t <sub>t</sub>	Input transition (rise and fall) time		0	2	500	0		500	ns
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		vcc	T <sub>A</sub> = 25°C			SN54HCT139		SN74HCT139		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII
V	\\ \\ or \\.	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		· v
Voн	VI = VIH or VIL	$I_{OH} = -4 \text{ mA}$		3.98	4.3		3.7	3	3.84		
Voi	VI = VIH or VIL	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL		I <sub>OL</sub> = 4 mA			0.17	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100	1	±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8	2	160		80	μΑ
∆l <sub>CC</sub> ‡	One input at 0.5 V of Other inputs at 0 or	•	5.5 V		1.4	2.4	704°	3		2.9	mA
C <sub>i</sub>			4.5 V to 5.5 V		3	10		10		10	pF

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 or VCC.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SCLS066A - MARCH 1982 - REVISED JANUARY 1996


# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T <sub>A</sub> = 2		T <sub>A</sub> = 25°C		SN54HCT139		SN74HCT139		UNIT
	(INPUT)	(OUTPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> pd	A or B	Y	4.5 V		14	34		51		43		
	AUB		5.5 V		12	30		50		40		
	G	V	4.5 V		11	34	4	51		43	ns	
	G	ī	5.5 V		10	30	5	50		40		
		V	4.5 V		8	15	90	22		19	no	
t <sub>t</sub>		Ť	5.5 V		6	14	d'a	21		17	ns	

## operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per decoder	No load	25	pF

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.
  - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
  - C. The outputs are measured one at a time with one input transition per measurement.
  - D. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated