National Semiconductor

MM54HCT192/MM74HCT192 Synchronous Decade Up/Down Counters

General Description

These high speed synchronous counters utilize advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of CMOS technology, along with the speeds of low power Schottky TTL. The MM54HCT192/MM74HCT192 is a decade counter having two separate clock inputs, an COUNT UP input and a COUNT DOWN input. All outputs of the flip-flops are simultaneously triggered on the low-to-high transition of either clock while the other input is held high. The direction of counting is determined by which input is clocked.

This device has TTL compatible inputs. It can drive 15 LS-TTL loads.

This counter may be preset by entering the desired data on the DATA A, DATA B, DATA C, and DATA D inputs. When the LOAD input is taken low, the data is loaded independently of either clock input. This feature allows the counter to be used as a divide-by-n counter by modifying the count length with the preset inputs.

In addition, the HCT192 can also be cleared. This is accomplished by inputting a high on the CLEAR input. All 4 internal stages are set to a low level independently of either COUNT input.


Both a BORROW and CARRY output are provided to enable cascading of both up and down counting functions. The BORROW output produces a negative-going pulse when the counter underflows and the CARRY outputs a pulse when the counter overflows. The counter can be cascaded by connecting the CARRY and BORROW outputs of one device to the COUNT UP and COUNT DOWN inputs, respectively, of the next device.

All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.

Features

- Low quiescent supply current: 80 µA maximum (74HCT Series)
- Low input current: 1 µA maximum
- TTL compatible inputs

Connection Diagram



Truth Table

Count					
Up	Down	Clear	Load	Function	
1	н	L	н	Count Up	
Н	1	L	н	Count Down	
Х	Х	н	Х	Clear	
Х	Х	L	L	Load	

H = high level

L = low level

 \uparrow = transition from low-to-high

X = don't care

MM54HCT192/MM74HCT192 Synchronous Decade Up/Down Counters

© 1995 National Semiconductor Corporation TL/F/9400 RRD-B30M105/Printed in U. S. A.

January 1988

Absolute Maximum Ratings (Notes 1 and 2) If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Voltage (V_{IN})

Power Dissipation (P_D) (Note 3)

S.O. Package only

Lead Temperature (T_L)

(Soldering, 10 seconds)

DC Output Voltage (V_{OUT})

Clamp Diode Current (I_{IK}, I_{OK})

DC Output Current, per Pin (I_{OUT})

DC V_{CC} or GND Current, per Pin(I_{CC})

Storage Temperature Range (T_{STG})

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	4.5	5.5	V
DC Input or Output Voltage			
(V _{IN} , V _{OUT})	0	V _{CC}	V
Operating Temp. Range (T _A)			
MM74HCT	-40	+85	°C
MM54HCT	-55	+ 125	°C
Input Rise or Fall Times			
(t _r , t _f)		500	ns

DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ unless otherwise specified

-1.5V to $V_{\mbox{CC}}$ + 1.5V

-0.5V to V_{CC} + 0.5V

 $-65^{\circ}C$ to $+150^{\circ}C$

 \pm 20 mA

 $\pm 25 \text{ mA}$

 \pm 50 mA

600 mW

500 mW

260°C

Symbol	Parameter	Conditions		λ=25°C	74HCT T _A = -40°C to +85°C	54HCT T _A =-55°C to +125°C	Units	
			Тур		Guaranteed L	imits		
V _{IH}	Minimum High Level Input Voltage			2.0	2.0	2.0	v	
V _{IL}	Maximum Low Level Input Voltage			0.8	0.8	0.8	v	
V _{OH}	Minimum High Level Output Voltage		4.2		V _{CC} -0.1 3.84 4.84	V _{CC} -0.1 3.7 4.7	V V V	
V _{OL}	Maximum Low Level Voltage	$ \begin{split} & V_{IN} = V_{IH} \text{ or } V_{IL} \\ & I_{OUT} = 20 \ \mu A \\ & I_{OUT} = 4.0 \ mA, V_{CC} = 4.5 V \\ & I_{OUT} = 4.8 \ mA, V_{CC} = 5.5 V \end{split} $		0.1 0.26 0.26	0.1 0.33 0.33	0.1 0.4 0.4	V V V	
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND, V _{IH} or V _{IL}		±0.1	± 1.0	±1.0	μΑ	
ICC	Maximum Quiescent Supply Current	$V_{IN} = V_{CC} \text{ or GND}$ $I_{OUT} = 0 \ \mu A$		8	80	160	μA	
		V _{IN} = 2.4V or 0.5V (Note 4)	0.1	1.0	1.2	1.3	mA	


Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.


Note 2: Unless otherwise specified all voltages are referenced to ground.


Note 3: Power dissipation temperature derating—plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: - 12 mW/°C from 100°C to 125°C. Note 4: Measured per pin, all other inputs held at V_{CC} or GND.

	S) $V_{CC} = 5V, T_A = 25^{\circ}C, C_L$		4 4	- 110 (anno		nee opeenied)			
Symbo	DI Parameter	From (Input)		To (Outp		Conditions Typ		Guaranteed Limit	Units
f _{MAX} Maximum Clock Frequency							35		MHz
t _{PLH, PHL} Maximum Propagation Delay Time		ו י	Load)B,)D		26		ns
t _{PLH, PHL} Maximum Propagation Delay Time			Data A, B, C, D,)B,)D		25		ns
t _{PLH, Pł}	HL Maximum Propagation Delay Time		unt-Up -Down	QA, QB, QC, QD			26		ns
t _{PLH, Pł}	HL Maximum Propagation Delay Time	¹ Co	Count-Up		у		22		ns
t _{PLH, Pł}	HL Maximum Propagation Delay Time	¹ Cou	Count-Down		w		22		ns
t _{PLH, Pł}		י (Clear	QA, QB, QC, QD		25			ns
				,	I	I		1	
AC E	Electrical Characte	eristics	(Note 6)	$V_{CC} = 5$	V ±10%,	$C_L = 50 \text{ pF}$ (unless o	therwise specified)	
Symbol	Parameter	From (Input)	To (Output)					54HC T = -55° C to $+125^{\circ}$ C	Unit
		(input)		Тур		Guar	anteed L	imits	
f _{MAX}	Maximum Clock Frequency			32	20	16		13	MH:
tplh, phl	Maximum Propagation Delay Time	Load	QA, QB, QC, QD	29	44	55		66	ns
t _{PLH, PHL}	Maximum Propagation Delay Time	Data A	QA, QB, QC, QD	28	40	50		60	ns
tplh, phl	_{I, PHL} Maximum Propagation Delay Time		QA, QB QC, QD	30	43	54		65	ns
t _{PLH, PHL}	PLH, PHL Maximum Propagation Delay Time		Carry	25	30	38		45	ns
t _{PLH, PHL}	PLH, PHL Maximum Propagation Delay Time		Borrow	25	30	38		45	ns
t _{PLH, PHL}			QA, QB QC, QD	28	35	44		53	ns
t _W	N Minimum Clock Pulse Width			16	25	31		38	ns
ts	Minimum Setup Time Data before Load-LH				20	25		30	ns
t _H	Minimum Hold Time Data after Load-LH			-3	5	6		8	ns
t _{REM}	Minimum Removal Time Load to Count			-2	5	6		8	ns
t _{REM}				2	5	6		8	ns
tw	Minimum Load Pulse Width			18	20	25		30	ns
t _W	Minimum Clear Pulse Width			8	20	25		30	ns
t _{TLH, THL}	Output Rise or Fall Time			10	15	19		22	ns
C _{PD}	Power Dissipation Capacitance			40					pF
C _{IN}	Maximum Input Capacitance			5	10	10		10	pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ and the no load dynamic current consumption, $I_s = C_{PD} V_{CC} f + I_{CC}$. Note 6: Refer to Section 1 for Typical MM54/74HCT AC Switchforms and Test Circuits.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.