

#### February 1998

### Features

- Operating Frequency Range
  - Up to 18MHz (Typ) at  $V_{CC} = 5V$
  - Minimum Center Frequency of 12MHz at V<sub>CC</sub> = 4.5V
- Choice of Three Phase Comparators
  - EXCLUSIVE-OR
  - Edge-Triggered JK Flip-Flop
  - Edge-Triggered RS Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- Minimal Frequency Drift
- Operating Power Supply Voltage Range
- Fanout (Over Temperature Range)
  - Standard Outputs ..... 10 LSTTL Loads
  - Bus Driver Outputs ..... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: NIL = 30%, NIH = 30% of V\_CC at V\_CC = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility, V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility, II  $\leq$  1 $\mu\text{A}$  at VOL, VOH

# Description

The Harris CD74HC4046A and CD74HCT4046A are highspeed silicon-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard number 7.

CD74HC4046A,

CD74HCT4046A

**High-Speed CMOS Logic** 

Phase-Locked-Loop with VCO

The CD74HC4046A and CD74HCT4046A are phase-lockedloop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

# **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>0</sup> C)	PACKAGE	PKG. NO.
CD74HC4046AE	-55 to 125	16 Ld PDIP	E16.3
CD74HCT4046AE	-55 to 125	16 Ld PDIP	E16.3
CD74HC4046AM	-55 to 125	16 Ld SOIC	M16.15
CD74HCT4046AM	-55 to 125	16 Ld SOIC	M16.15

NOTES:


1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.


### Applications

- FM Modulation and Demodulation
- Frequency Synthesis and Multiplication
- Frequency Discrimination
- Tone Decoding
- Data Synchronization and Conditioning
- Voltage-to-Frequency Conversion
- Motor-Speed Control

# CD74HC4046A, CD74HCT4046A




# Functional Diagram



# **Pin Descriptions**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	PCPOUT	Phase Comparator Pulse Output
2	PC1 <sub>OUT</sub>	Phase Comparator 1 Output
3	COMPIN	Comparator Input
4	VCO <sub>OUT</sub>	VCO Output
5	INH	Inhibit Input
6	C1 <sub>A</sub>	Capacitor C1 Connection A
7	C1 <sub>B</sub>	Capacitor C1 Connection B
8	GND	Ground (0V)
9	VCOIN	VCO Input
10	DEMOUT	Demodulator Output
11	R <sub>1</sub>	Resistor R1 Connection
12	R <sub>2</sub>	Resistor R2 Connection
13	PC2 <sub>OUT</sub>	Phase Comparator 2 Output
14	SIG <sub>IN</sub>	Signal Input
15	PC3 <sub>OUT</sub>	Phase Comparator 3 Output
16	V <sub>CC</sub>	Positive Supply Voltage



# **General Description**

### vco

The VCO requires one external capacitor C1 (between  $C1_A$  and  $C1_B$ ) and one external resistor R1 (between  $R_1$  and GND) or two external resistors R1 and R2 (between  $R_1$  and GND, and  $R_2$  and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. See logic diagram, Figure 1.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEMOUT). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (R<sub>S</sub>) should be connected from DEM<sub>OUT</sub> to GND; if unused, DEMOUT should be left open. The VCO output (VCO<sub>OUT</sub>) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a guaranteed duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

### **Phase Comparators**

The signal input (SIG<sub>IN</sub>) can be directly coupled to the selfbiasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

### Phase Comparator 1 (PC1)


This is an Exclusive-OR network. The signal and comparator input frequencies ( $f_i$ ) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ( $f_r = 2f_i$ ) is suppressed, is:


 $V_{DEMOUT} = (V_{CC}/\pi) (\phi SIG_{IN} - \phi COMP_{IN})$  where  $V_{DEMOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC1OUT}$  (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 ( $V_{DEMOUT}$ ), is the resultant of the phase differences of signals (SIG<sub>IN</sub>) and the comparator input (COMP<sub>IN</sub>) as shown in Figure 2. The average of  $V_{DEM}$  is equal to 1/2  $V_{CC}$  when there is no signal or noise at SIG<sub>IN</sub>, and with this input the VCO oscillates at the center frequency ( $f_0$ ). Typical waveforms for the PC1 loop locked at  $f_0$  are shown in Figure 3.

The frequency capture range  $(2f_C)$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f_L)$  is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.






#### Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG<sub>IN</sub> and COMP<sub>IN</sub> are not important. PC2 comprises two D-type flip-flops, control-gating and a three-state output stage. The circuit functions as an up-down counter (Figure 1) where SIG<sub>IN</sub> causes an up-count and COMP<sub>IN</sub> a down-count. The transfer function of PC2, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/4\pi) (\phi SIG_{IN} - \phi COMP_{IN})$  where  $V_{DE-MOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC2OUT}$  (via low-pass filter).

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 ( $V_{DEMOUT}$ ), is the resultant of the phase differences of SIG<sub>IN</sub> and COMP<sub>IN</sub> as shown in Figure 4. Typical waveforms for the PC2 loop locked at f<sub>o</sub> are shown in Figure 5.



# FIGURE 5. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 2, LOOP LOCKED AT $\rm f_{0}$

When the frequencies of SIG<sub>IN</sub> and COMP<sub>IN</sub> are equal but the phase of SIG<sub>IN</sub> leads that of COMP<sub>IN</sub>, the p-type output driver at PC2<sub>OUT</sub> is held "ON" for a time corresponding to the phase difference ( $\phi_{DEMOUT}$ ). When the phase of SIG<sub>IN</sub> lags that of COMP<sub>IN</sub>, the n-type driver is held "ON".

When the frequency of SIG<sub>IN</sub> is higher than that of COMP<sub>IN</sub>, the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n- and p-type drivers are "OFF" (three-state). If the SIG<sub>IN</sub> frequency is lower than the COMP<sub>IN</sub> frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to PC2<sub>OUT</sub> varies until the signal and comparator inputs are equal in both phase and frequency. At this stable

point the voltage on C2 remains constant as the PC2 output is in three-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP<sub>OUT</sub>) is a HIGH level and so can be used for indicating a locked condition.

Thus, for PC2, no phase difference exists between SIG<sub>IN</sub> and COMP<sub>IN</sub> over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p- and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG<sub>IN</sub>, the VCO adjusts, via PC2, to its lowest frequency.

### Phase Comparator 3 (PC3)

This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG<sub>IN</sub> and COMP<sub>IN</sub> are not important. The transfer characteristic of PC3, assuming ripple ( $f_{\Gamma} = f_i$ ) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/2p)$  (fSIG<sub>IN</sub> - fCOMP<sub>IN</sub>) where  $V_{DE-MOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC3OUT}$  (via low-pass filter).

The average output from PC3, fed to the VCO via the lowpass filter and seen at the demodulator at pin 10 (V<sub>DE-MOUT</sub>), is the resultant of the phase differences of SIG<sub>IN</sub> and COMP<sub>IN</sub> as shown in Figure 6. Typical waveforms for the PC3 loop locked at f<sub>o</sub> are shown in Figure 7.

The phase-to-output response characteristic of PC3 (Figure 6) differs from that of PC2 in that the phase angle between  $SIG_{IN}$  and  $COMP_{IN}$  varies between  $0^{\circ}$  and  $360^{\circ}$  and is  $180^{\circ}$  at the center frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences but as a consequence the ripple content of the VCO input signal is higher. With no signal present at  $SIG_{IN}$ , the VCO adjusts, via PC3, to its highest frequency.

The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The comparator's sections are identical, so that there is no difference in the  $SIG_{IN}$  (pin 14) or  $COMP_{IN}$  (pin 3) inputs between the HC and the HCT versions.




FIGURE 6. PHASE COMPARATOR 3: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:  $V_{DEMOUT} = V_{PC3OUT} = (V_{CC}/2\pi) (\phi SIG_{IN} - \phi COM-P_{IN}); \phi_{DEMOUT} = (\phi SIG_{IN} - \phi COMP_{IN})$ 




FIGURE 7. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 3, LOOP LOCKED AT  $\rm f_o$ 

### **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub>
For $V_{l} < -0.5V$ or $V_{l} > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, I <sub>OK</sub>
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Drain Current, per Output, IO
For -0.5V < V <sub>O</sub> < V <sub>CC</sub> + 0.5V±25mA
DC Output Source or Sink Current per Output Pin, IO
For $V_0 > -0.5V$ or $V_0 < V_{CC} + 0.5V$ ±25mA
DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub> ±50mA

### **Operating Conditions**

Temperature Range, T <sub>A</sub>
Supply Voltage Range, V <sub>CC</sub>
HC Types
HCT Types4.5V to 5.5V
DC Input or Output Voltage, VI, VO 0V to VCC
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

### **Thermal Information**

Thermal Resistance (Typical, Note 3)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
PDIP Package	90
SOIC Package	115
Maximum Junction Temperature	150 <sup>0</sup> C
Maximum Storage Temperature Range6	5°C to 150°C
Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only)	300 <sup>0</sup> C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

3.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

### **DC Electrical Specifications**

		TE: CONDI		V <sub>CC</sub> (V)	25 <sup>0</sup> C			-40°C 1	O 85°C	-55°C TO 125°C		4
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES					-	_	_			_		-
VCO SECTION												
INH High Level Input	VIH	-	-	3	2.1	-	-	2.1	-	2.1	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
	VIL	-	-	3	-	-	0.9	-	0.9	-	0.9	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
VCO <sub>OUT</sub> High Level	V <sub>ОН</sub>	V <sub>OH</sub> V <sub>IH</sub> or V <sub>IL</sub>	-0.02	3	2.9	-	-	2.9	-	2.9	-	V
Output Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
CINCO LOAUS			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
VCO <sub>OUT</sub> High Level			-	-	-	-	-	-	-	-	-	V
Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
TTE E0805			-5.2	6	5.48	-	-	5.34	-	5.2	- - 0.9 1.35 1.8 - - - -	V
VCO <sub>OUT</sub> Low Level	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Output Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
CINCO LOAUS			0.02	6	-	-	0.1	-	0.1	-	1.35         1.8         -         -         -         -         -         -         -         0.1         0.1         0.1         0.1	V
VCO <sub>OUT</sub> Low Level	1		-	-	-	-	-	-	-	-	-	V
Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level	V <sub>OL</sub>	$V_{IL}$ or $V_{IH}$	4	4.5	-	-	0.40	-	0.47	-	0.54	V
Output Voltage (Test Purposes Only)			5.2	6	-	-	0.40	-	0.47	-	0.54	V

## DC Electrical Specifications (Continued)

		TE: CONDI		V <sub>CC</sub>		25 <sup>0</sup> C		-40°С Т	O 85°C	-55°С Т	O 125°C	
PARAMETER	SYMBOL	V <sub>1</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
INH VCO <sub>IN</sub> Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
R1 Range (Note 4)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
R2 Range (Note 4)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
C1 Capacitance	-	-	-	3	-	-	No	-	-	-	-	pF
Range				4.5	-	-	Limit	-	-	-	-	pF
				6	-	-		-	-	-	-	pF
VCO <sub>IN</sub> Operating	-	Over the		3	1.1	-	1.9	-	-	-	-	V
Voltage Range		specified f		4.5	1.1	-	3.2	-	-	-	-	V
		10, and 35 - 38 (Note 5)		6	1.1	-	4.6	-	-	-	-	V
PHASE COMPARATO	OR SECTIO	N										
SIG <sub>IN</sub> , COMP <sub>IN</sub>	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
DC Coupled High-Level Input			[	4.5	3.15	-	-	3.15	-	3.15	-	V
Voltage				6	4.2	-	-	4.2	-	4.2	-	V
SIG <sub>IN</sub> , COMP <sub>IN</sub>	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
DC Coupled Low-Level Input				4.5	-	-	1.35	-	1.35	-	1.35	V
Voltage				6	-	-	1.8	-	1.8	-	1.8	V
PCP <sub>OUT</sub> , PCn OUT	VOH	V <sub>IL</sub> or V <sub>IH</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
High-Level Output Voltage				4.5	4.4	-	-	4.4	-	4.4	-	V
CMOS Loads				6	5.9	-	-	5.9	-	5.9	-	V
PCP <sub>OUT</sub> , PCn OUT	VOH	VIL or VIH	-4	4.5	3.98	-	-	3.84	-	3.7	-	V
High-Level Output Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
PCP <sub>OUT</sub> , PCn OUT	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Low-Level Output Voltage				4.5	-	-	0.1	-	0.1	-	0.1	V
CMOS Loads				6	-	-	0.1	-	0.1	-	0.1	V
PCP <sub>OUT</sub> , PCn OUT	V <sub>OL</sub>	$V_{IL}$ or $V_{IH}$	4	4.5	-	-	0.26	-	0.33	-	0.4	V
Low-Level Output Voltage TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input	Ц	V <sub>CC</sub> or	-	2	-	-	±3	-	±4	-	±5	μA
Leakage Current		GND		3	-	-	±7	-	±9	-	±11	μA
				4.5	-	-	±18	-	±23	-	±29	μA
				6	-	-	±30	-	±38	-	±45	μA
PC2 <sub>OUT</sub> Three-State Off-State Current	loz	V <sub>IL</sub> or V <sub>IH</sub>	-	6	-	-	±0.5	-	±5	-	±10	μA
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input	R <sub>I</sub>	V <sub>I</sub> at Se		3	-	800	-	-	-	-	-	kΩ
Resistance		Operatio ∆V <sub>I</sub> , 0 See Fig	).5V,	4.5 6	-	250 150	-	-	-	-	-	kΩ kΩ
DEMODULATOR SEC					I							
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> >	300kΩ	3	50	-	300	-	-	-	-	kΩ
		Leakage	Current	4.5	50	-	300	-	-	-	-	kΩ
		Can Inf V <sub>DEN</sub>		6	50	-	300	-	-	-	-	kΩ

		CONDI		Vaa		25 <sup>0</sup> C		-40°C 1	O 85 <sup>0</sup> C	-55 <sup>0</sup> С Т	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>1</sub> (V)	l <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Offset Voltage VCOIN	VOFF	$V_I = V_{VO}$	CO IN =	3	-	±30	-	-	-	-	-	mV
to V <sub>DEM</sub>		$\frac{V_{CC}}{2}$		4.5	-	±20	-	-	-	-	-	mV
		Values Tal R <sub>S</sub> Ra See Fig	ange	6	-	±10	-	-	-	-	-	mV
Dynamic Output	R <sub>D</sub>	VDEMC	DUT =	3	-	25	-	-	-	-	-	Ω
Resistance at DEM <sub>OUT</sub>		V <sub>CC</sub>		4.5	-	25	-	-	-	-	-	Ω
				6	-	25	-	-	-	-	-	Ω
Quiescent Device Current	ICC	at V <sub>CC</sub> F GND, I <sub>1</sub> a and 14	Pins 3, 5 and 14 at $V_{CC}$ Pin 9 at GND, I <sub>1</sub> at Pins 3 and 14 to be excluded		-	-	8	-	80	-	160	μA
HCT TYPES	•											
VCO SECTION												
INH High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
INH Low Level Input Voltage	VIL	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
VCO <sub>OUT</sub> High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
VCO <sub>OUT</sub> High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
VCO <sub>OUT</sub> Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
VCO <sub>OUT</sub> Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level Output Voltage (Test Purposes Only)	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	4	4.5	-	-	0.40	-	0.47	-	0.54	V
INH VCO <sub>IN</sub> Input Leakage Current	lı	Any Vo Between V GN	V <sub>CC</sub> and	5.5	-		±0.1	-	±1	-	±1	μA
R1 Range (Note 4)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
R2 Range (Note 4)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
C1 Capacitance Range	-	-	-	4.5	0	-	No Limit	-	-	-	-	pF
VCO <sub>IN</sub> Operating Voltage Range	-	Over the specified f Linearity Se 10, and (Note	or R1 for ee Figure 35 - 38	4.5	1.1	-	3.2	-	-	-	-	V
PHASE COMPARATO	OR SECTIO	N										
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled High-Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V

### DC Electrical Specifications (Continued)

		TES CONDI		Vcc		25°C		-40°C 1	0 85°C	-55°С Т	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled Low-Level Input Voltage	VIL	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
PCP <sub>OUT</sub> , PCn OUT High-Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	4.4	-	-	4.4	-	4.4	-	V
PCP <sub>OUT</sub> , PCn OUT High-Level Output Voltage TTL Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	3.98	-	-	3.84	-	3.7	-	V
PCP <sub>OUT</sub> , PCn OUT Low-Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.1	-	0.1	-	0.1	V
PCP <sub>OUT</sub> , PCn OUT Low-Level Output Voltage TTL Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.26	-	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Leakage Current	II	Any Voltage Between V <sub>CC</sub> and GND	-	5.5	-	-	±30		±38		±45	μA
PC2 <sub>OUT</sub> Three-State Off-State Current	l <sub>oz</sub>	$V_{IL}$ or $V_{IH}$	-	5.5	-	-	±0.5	±5	-	-	±10	μA
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Resistance	RI	V <sub>I</sub> at Se Operatio ∆V <sub>I</sub> , 0 See Fig	n Point: ).5V,	4.5	-	250	-	-	-	-	-	kΩ
DEMODULATOR SEC		•		1								
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> > Leakage Can Infl V <sub>DEM</sub>	Current luence OUT	4.5	5	-	300	-	-	-	-	kΩ
Offset Voltage VCO <sub>IN</sub> to V <sub>DEM</sub>	V <sub>OFF</sub>	$V_{I} = V_{VC}$ $\frac{V_{CC}}{2}$ Values tal $R_{S} R_{i}$ See Fig	ken over ange	4.5	-	±20	-	-	-	-	-	mV
Dynamic Output Resistance at DEM <sub>OUT</sub>	R <sub>D</sub>	$\frac{V_{\text{DEM}}}{\frac{V_{\text{CC}}}{2}}$	= TUC	4.5	-	25	-	-	-	-	-	Ω
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	-	5.5	-	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	∆I <sub>CC</sub> Note 6	V <sub>CC</sub> -2.1 Excluding Pin 5	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTES:

4. The value for R1 and R2 in parallel should exceed  $2.7 k \Omega.$ 

5. The maximum operating voltage can be as high as  $V_{CC}$  -0.9V, however, this may result in an increased offset voltage.

6. For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

# HCT Input Loading Table

INPUT	UNIT LOADS
INH	1

NOTE: Unit load is  $\Delta I_{CC}$  limit specific in DC Electrical Specifications Table, e.g., 360µA max. at 25°C.

# Switching Specifications $C_L = 50 pF$ , Input $t_r$ , $t_f = 6 ns$

		TEST			25 <sup>0</sup> C		-40 <sup>0</sup> ( 85			С ТО 5°С	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES								-			
PHASE COMPARATOR SECTI	ON										
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCI <sub>OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		2	_	_	200	-	250	-	300	ns
			4.5	-	-	40	-	50	-	60	ns
			6	-	-	34	-	43	-	51	ns
SIGIN, COMPIN to PCPOUT			2	-	-	300	-	375	-	450	ns
			4.5	-	-	60	-	75	-	90	ns
			6	-	-	51	-	64	-	77	ns
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC3 <sub>OUT</sub>			2	-	-	245	-	305	-	307	ns
			4.5	-	-	49	-	61	-	74	ns
			6	-	-	42	-	52	-	63	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>		2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Output Enable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>		2	-	-	265	-	330	-	400	ns
			4.5	-	-	53	-	66	-	80	ns
			6	-	-	45	-	56	-	68	ns
Output Disable Time, SIG <sub>IN</sub> ,	t <sub>PHZ</sub> , t <sub>PLZ</sub>		2	-	-	315	-	395	-	475	ns
COMP <sub>IN</sub> to PC2 <sub>OUT</sub>			4.5	-	-	63	-	79	-	95	ns
			6	-	-	54	-	67	-	81	ns
AC Coupled Input Sensitivity		V <sub>I(P-P)</sub>	3	-	11	-	-	-	-	-	mV
(P-P) at SIG <sub>IN</sub> or COMP <sub>IN</sub>			4.5	-	15	-	-	-	-	-	mV
			6	-	33	-	-	-	-	-	mV
VCO SECTION											•
Frequency Stability with	$\Delta f$	$R_1 = 100k\Omega$ ,	3	-		-	T١	/Ρ	-	-	%/ºC
Temperature Change	$\overline{\Delta}\overline{T}$	$R_2 = \infty$	4.5	-		-	0.1	11	-	-	%/ºC
			6	-		-			-	-	%/ºC
Maximum Frequency	f <sub>MAX</sub>	C <sub>1</sub> = 50pF	3	-	24	-	-	-	-	-	MHz
		$R_1 = 3.5 k\Omega$ $R_2 = \infty$	4.5	-	24	-	-	-	-	-	MHz
		2	6	-	24	-	-	-	-	-	MHz
		C <sub>1</sub> = 0pF	3	-	38	-	-	-	-	-	MHz
		$R_1 = 9.1 k\Omega$ $R_2 = \infty$	4.5	-	38	-	-	-	-	-	MHz
		- 2	6	-	38	-	-	-	-	-	MHz

		TEST			25 <sup>0</sup> C		-40 <sup>0</sup> 85		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Center Frequency		C <sub>1</sub> = 40pF	3	7	10	-	-	-	-	-	MHz
		R <sub>1</sub> = 3kΩ R <sub>2</sub> = ∞	4.5	12	17	-	-	-	-	-	MHz
		VCO <sub>IN</sub> = VCC/2	6	14	21	-	-	-	-	-	MHz
Frequency Linearity	$\Delta f_{VCO}$	R <sub>1</sub> = 100kΩ	3	-	0.4	-	-	-	-	-	%
		R <sub>2</sub> = ∞ C <sub>1</sub> = 100pF	4.5	-	0.4	-	-	-	-	-	%
			6	-	0.4	-	-	-	-	-	%
Offset Frequency		$R_2 = 220 k\Omega$	3	-	400	-	-	-	-	-	kHz
		C <sub>1</sub> = 1nF	4.5	-	400	-	-	-	-	-	kHz
			6	-	400	-	-	-	-	-	kHz
DEMODULATOR SECTION										1	1
V <sub>OUT</sub> V <sub>S</sub> f <sub>IN</sub>		R <sub>1</sub> = 100kΩ	3	-	-	-	-	-	-	-	mV/kHz
		R <sub>2</sub> = ∞ C <sub>1</sub> = 100pF	4.5	-	330	-	-	-	-	-	mV/kHz
		$R_S = 10k\Omega$	6	-	-	-	-	-	-	-	mV/kHz
		$R_3 = 100 k\Omega$ $C_2 = 100 pF$									
HCT TYPES											
PHASE COMPARATOR SECTI	ON										
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCI <sub>OUT</sub>	<sup>t</sup> PHL, <sup>t</sup> PLH	C <sub>L</sub> = 50pF	4.5	-	-	45	-	56	-	68	ns
SIGIN, COMPIN to PCPOUT	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	68	-	85	-	102	ns
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC3 <sub>OUT</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	58	-	73	-	87	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Output Enable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	60	-	75	-	90	pF
Output Disable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCZ <sub>OUT</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	4.5	-	-	68	-	85	-	102	pF
AC Coupled Input Sensitivity		V <sub>I(P-P)</sub>	3	-	11	-	-	-	-	-	mV
(P-P) at SIG <sub>IN</sub> or COMP <sub>IN</sub>			4.5	-	15	-	-	-	-	-	mV
			6	-	33	-	-	-	-	-	mV
VCO SECTION											
Frequency Stability with Temperature Change	$\frac{\Delta f}{\overline{\Delta T}}$	$R_1 = 100$ kΩ, $R_2 = ∞$	4.5	-	0.11	-	-	-	-	-	%/ºC
Maximum Frequency	fMAX	C <sub>1</sub> = 50pF R <sub>1</sub> = 3.5kΩ R <sub>2</sub> = ∞	4.5	-	24	-	-	-	-	-	MHz
		$C_1 = 0pF$ $R_1 = 9.1k\Omega$ $R_2 = \infty$	4.5	-	38	-	-	-	-	-	MHz
Center Frequency		C <sub>1</sub> = 40pF	3	7	10	-	-	-	-	-	MHz
		$R_1 = 3k\Omega$ $R_2 = \infty$	4.5	12	17	-	-	-	-	-	MHz
		VCO <sub>IN</sub> = VCC/2	6	14	21	-	-	-	-	-	MHz

PARAMETER	SYMBOL	TEST CONDITIONS	V <sub>CC</sub> (V)	25 <sup>0</sup> C			-40°C TO 85 <sup>°</sup> C		-55°C TO 125 <sup>°</sup> C		
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Frequency Linearity	∆f <sub>VCO</sub>	$R_1 = 100k\Omega$ $R_2 = \infty$ $C_1 = 100pF$	4.5	-	0.4	-	-	-	-	-	%
Offset Frequency		$\begin{array}{c} R_2 = 220 k\Omega \\ C_1 = 1nF \end{array}$	4.5	-	400	-	-	-	-	-	kHz
DEMODULATOR SECTION											
V <sub>OUT</sub> V <sub>S</sub> f <sub>IN</sub>		$\begin{array}{l} {\sf R}_1 = 100 {\sf k} \Omega \\ {\sf R}_2 = \infty \\ {\sf C}_1 = 100 {\sf p} {\sf F} \\ {\sf R}_{\sf S} = 10 {\sf k} \Omega \\ {\sf R}_3 = 100 {\sf k} \Omega \\ {\sf C}_2 = 100 {\sf p} {\sf F} \end{array}$	4.5	-	330	-	-	-	-	-	mV/kHz

# Test Circuits and Waveforms

. ...

...

\_

. . .




FIGURE 8. INPUT TO OUTPUT PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES







FIGURE 9. THREE STATE ENABLE AND DISABLE TIMES FOR  $\ensuremath{\text{PC2}_{\text{OUT}}}$ 


# **Typical Performance Curves**










### Typical Performance Curves (Continued)














FIGURE 13. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 (V<sub>CC</sub> = 6V)








FIGURE 15. HCT4046A TYPICAL CENTER FREQUENCY vs R1, C1 (V<sub>CC</sub> = 4.5V)









vs AMBIENT TEMPERATURE AS A FUNCTION OF R1 ( $V_{CC} = 4.5V$ )





FIGURE 26. HCT4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1






FIGURE 25. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1 (V<sub>CC</sub> = 6V)








FIGURE 27. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1 (V<sub>CC</sub> = 4.5V)









HC/HCT4046A C <sub>PD</sub>				
CHIP SECTION	НС	НСТ	UNIT	
Comparator 1	48	50	pF	
Comparators 2 and 3	39	48	pF	
VCO	61	53	pF	

# Application Information

This information is a guide for the approximation of values of external components to be used with the CD74HC4046A and CD74HCT4046A in a phase-lock-loop system.


References should be made to Figures 12 through 16 and Figures 28 through 33 as indicated in the table.

Values of the selected components should be within the following ranges:

R1	Between $3k\Omega$ and $300k\Omega$
R2	Between $3k\Omega$ and $300k\Omega$
R1 + R2	Parallel Value > 2.7k $\Omega$
C1	Greater Than 40pF

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS				
VCO Frequency Without Extra Offset	PC1, PC2 or PC3	VCO Frequency Characteristic With R2 = $\infty$ and R1 within the range $3k\Omega < R1 < 300k\Omega$ , the characteristics of the VCO operation will be as shown in Figures 12 - 16. (Due to R1, C1 time constant a small offset remains when R2 = $\infty$ .)				
		f <sub>MAX</sub> f <sub>VCO</sub>				
		f <sub>MIN</sub>				
		MIN 1/2 V <sub>CC</sub> V <sub>VCOIN</sub> MAX FIGURE 45. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITHOUT OFFSET: f <sub>o</sub> = CENTER FREQUENCY: 2f <sub>L</sub> = FREQUENCY LOCK RANGE				
	PC1	Selection of R1 and C1 Given f <sub>o</sub> , determine the values of R1 and C1 using Figures 12 - 16.				
	PC2 or PC3	Given $f_{MAX}$ calculate $f_0$ as $f_{MAX}/2$ and determine the values of R1 and C1 using Figures 12 - 16. To obtain $2f_L: 2f_L \approx 1.2 (V_{CC} - 1.8V)/(R1C1)$ where valid range of VCO <sub>IN</sub> is $1.1V < VCO_{IN} < V_{CC} - 0.9V$				
VCO Frequency with PC1, PC2 or PC Extra Offset		VCO Frequency Characteristic With R1 and R2 within the ranges $3k\Omega < R1 < 300k\Omega$ , $3k\Omega$ , $< R2 < 300k\Omega$ , the characteristics of the VCO operation will be as shown in Figures 28 - 33.				
		f <sub>MAX</sub> f <sub>VCO</sub> f <sub>o</sub>				
		f <sub>MIN</sub>				
		MIN 1/2 V <sub>CC</sub> V <sub>VCOIN</sub> MAX				
		FIGURE 46. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITH OFFSET: $f_0 = CENTER FREQUENCY: 2f_L = FREQUENCY LOCK RANGE$				
PC1, PC2 or PC3		Selection of R1, R2 and C1 Given $f_0$ and $f_L$ , offset frequency, $f_{MIN}$ , may be calculated from $f_{MIN} \approx f_0 - 1.6 f_L$ . Obtain the values of C1 and R2 by using Figures 28 - 31. Calculate the values of R1 from Figures 32 - 33.				

# CD74HC4046A, CD74HCT4046A



#### All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

### Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

#### NORTH AMERICA

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747 (407) 729-4984 FAX: (407) 729-5321

#### EUROPE

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05



ASIA Harris Semiconductor PTE Ltd. No. 1 Tannery Road Cencon 1, #09-01 Singapore 1334 TEL: (65) 748-4200 FAX: (65) 748-0400